Session Program

Jan 9 – 15, 2026

Bootcamp: RTL, IP Integration, and SoC Signoff

Fundamentals of Verilog, RTL Design & Linux

Delhi, Delhi
Delhi

Fri, January 9

10:00 AM

Fundamentals of Verilog, RTL Design & Linux

Session | **Location:** Delhi, Delhi, Delhi | **Conveners:** Noor Fatima, Mayank Singh

10:00 – 10:15 AM

1.1 Fundamentals of Verilog: syntax, modules, hierarchy, behavioral vs. structural modeling

Speaker
Mayank Singh

10:15 – 10:30 AM

1.1 Fundamentals of Verilog: syntax, modules, hierarchy, behavioral vs. structural modeling (part 2)

Speaker
Mayank Singh

10:30 – 10:45 AM **Linux and VI Command Lab**

Speaker
Mayank Singh

10:45 – 11:00 AM **1.1 4 Bit counter**

Speaker
Mayank Singh

11:00 AM

11:15 AM

Fundamentals of Verilog, RTL Design & Linux

Session | **Location:** Delhi, Delhi, Delhi | **Convener:** Mayank Singh

11:15 – 11:30 AM **1.1 And gate**

Speaker
Noor Fatima

11:30 – 11:45 AM **1.1 Ripple up counter (cont.)**

Speaker
Noor Fatima

11:45 AM – 12:05 PM **1.1 verilator 4 * 1 mux**

Speaker
Noor Fatima

12:05 – 12:25 PM **1.1 verilator Half Adder (cont.)**

Speaker
Noor Fatima

12:25 – 12:40 PM **1.2 Introduction to Yosys (cont.)**

Speaker
Noor Fatima

12:40 – 1:00 PM **1.2 J K Flip flop**

Speaker
Noor Fatima

1:00 PM

2:00 PM

Fundamentals of Verilog, RTL Design & Linux

Session | **Location:** Delhi, Delhi, Delhi | **Conveners:** Mayank Singh, Noor Fatima

2:00 – 2:10 PM **1.2 Synthesizable vs. non-synthesizable constructs**

Speaker
Mayank Singh

2:10 – 2:40 PM **1.2 synth vs non-synth**

Speaker
Mayank Singh

2:40 – 3:00 PM **1.3 IP design methodology: specification → RTL → verificaϴon (cont.)**

Speaker
Mayank Singh

3:00 – 3:20 PM **1.3 UART Rx1**

Speaker
Mayank Singh

3:20 – 3:30 PM
1.4 IP integration at subsystem level: signal interfacing, bus protocols

Speaker
Mayank Singh

3:30 PM

3:45 PM

Fundamentals of Verilog, RTL Design & Linux

Session | **Location:** Delhi, Delhi, Delhi

3:45 – 3:55 PM
1.4 IP integration at subsystem level: signal interfacing, bus protocols

Speaker
Noor Fatima

3:55 – 4:20 PM **1.4 APB UART**

Speaker
Noor Fatima

4:20 – 4:40 PM
1.5 SoC-level considerations: clock domain, reset domain, and low-power strategies (cont.)

4:40 – 5:00 PM **1.5 UPF low power**

Speaker
Noor Fatima

5:00 PM